Regviz

Microchip Technology /ATSAMV71N21B /I2SC0 /SR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SR

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Microchip Technology/ATSAME70N20B/I2SC0/SR#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (RXEN)RXEN 0 (RXRDY)RXRDY 0 (RXOR)RXOR 0 (TXEN)TXEN 0 (TXRDY)TXRDY 0 (TXUR)TXUR 0RXORCH 0TXURCH

Description

Status Register

Fields

RXEN

Receiver Enabled
RXRDY

Receive Ready
RXOR

Receive Overrun
TXEN

Transmitter Enabled
TXRDY

Transmit Ready
TXUR

Transmit Underrun
RXORCH

Receive Overrun Channel
TXURCH

Transmit Underrun Channel

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data